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Abstract: Recent technological advances have greatly improved the performance and
features of embedded systems. With the number of just mobile devices now reaching
nearly equal to the population of earth, embedded systems have truly become ubiquitous.
These trends, however, have also made the task of managing their power consumption
extremely challenging. In recent years, several techniques have been proposed to address
this issue. In this paper, we survey the techniques for managing power consumption of
embedded systems. We discuss the need of power management and provide a classification
of the techniques on several important parameters to highlight their similarities and
differences. This paper is intended to help the researchers and application-developers in
gaining insights into the working of power management techniques and designing even
more efficient high-performance embedded systems of tomorrow.
Keywords: Embedded systems, low power design, power management, energy efficiency,
sustainable computing, green computing, classification, review, survey.
Reference to this paper should be made as follows: Mittal, S. ‘A Survey of Techniques
For Improving Energy Efficiency in Embedded Computing Systems’, Int. J. of Computer
Aided Engineering and Technology, 2014.
Biographical notes: Sparsh Mittal received the B.Tech. degree in electronics and
communications engineering from IIT, Roorkee, India and the Ph.D. degree in computer
engineering from Iowa State University, Ames, IA, USA. He is currently working
as a Post-Doctoral Research Associate at Oak Rige National Laboratory (ORNL),
TN, USA. In his B.Tech. degree, he was the graduating topper of the batch and his
major project was awarded institute silver medal. He was awarded scholarship and
fellowship from IIT Roorkee and Iowa State University. His research interests include
cache architectures, embedded systems, energy efficiency and multicore systems.
.
1 Introduction
Recent years have witnessed a phenomenal growth
in features and applications of embedded systems.
Embedded systems such as mobile computing systems
now offer integration of video camera, net browser,
wireless data modem and phone. Further, it has been
estimated that the number of mobile devices has
now become almost equal to the population of the
world [1]. These trends, however, have also presented
significant challenges for managing power consumption
of embedded systems. Many portable systems have
stringent power budgets, such as 1 or 2W, while ultra
low-power embedded systems (e.g. wearable systems)
have a power budget of a few milli watts [2]. This
is in sharp contrast with general-purpose and graphics
processors which have the power budget of up to a
few hundred watts [3]. The low power budgets of
embedded systems present severe demands for improving
their energy efficiency. As an example, a 3G mobile
phone receiver requires nearly 40 GOPS (giga operations
per second) to handle a 14.4 Mbps channel and
doing this in a power budget of 1W would require
energy efficiency of 25pJ per operation [4]. Thus, to
continue to scale their performance and ensure reliability,
longevity and adoption in wide range of applications,
power management has become extremely important for
embedded systems.
In this paper, we highlight the need of power
management in embedded systems and survey several
research works which are aimed at improving energy
efficiency of embedded systems. To provide insights into
the working of these techniques, we classify them on
the basis of their key research idea. We believe that
this survey will help the researchers and designers in
understanding the state-of-the-art in power management
of embedded systems and also motivate them to further
improve the energy efficiency of embedded systems.
In a paper of this length, it is not possible to do
justice to the broad range of developments in the field
of embedded systems and hence, we take the following
approach to limit the scope of the paper. We include only
those research works that propose methods for improving
energy efficiency and also evaluate it. Those works
which only evaluate performance improvement are not
included although they may also lead to better energy
efficiency. We review application and architectural
level techniques and not circuit-level techniques. Since
different techniques have been evaluated using different
platforms and methodologies, we only focus on their
fundamental research idea and do not present the
qualitative results.
The remainder of this paper is organized as follows.
Section 2 provides a background on embedded systems
and also highlights the need of power management.
Section 3 provides an overview and classification of
power management techniques in embedded systems.
Section 4 discusses some of these techniques in detail.
Finally, Section 5 provides concluding remarks and also
discusses the future challenges.
2 Background
An embedded system is a computing system which is
designed for specific control functions and is embedded
as part of the complete device which may include
hardware and mechanical parts. Thus, in contrast with
general-purpose computers (e.g. desktop), an embedded
system performs a few pre-defined tasks, with very
specific requirements. Typical examples of embedded
systems include MP3 players, smart cameras and cellular
phones.
2.1 Sources Of Power Consumption
We briefly review the sources of power consumption
in embedded systems and refer the reader to previous
work [5, 6] for more details. The power consumption
of embedded systems can be broadly divided in two
categories, namely dynamic power and static power. The
dynamic power (Pdyn) consumption arises from charging
and discharging of the load capacitance, and the short
circuit currents. The leakage power (Pleak) arises due
to leakage currents that flow even when the device is
inactive. Thus, we have
Pdyn = αCV
2
F
Pleak = IleakV
Here α shows the switching activity, F shows the
operating frequency and V shows the operating voltage.
Ileak shows the leakage current. With CMOS scaling the
leakage power is increasing dramatically [7]. DVFS based
techniques work by reducing dynamic energy, while the
techniques which transition the system to low-power aim
to reduce leakage energy.
2.2 Importance of power management
Power management in embedded systems is important
for the following reasons.
2.2.1 Limited Size and Battery
For battery-operated mobile embedded systems, energy
supply is a crucial limitation. Power consumption leads
to heating, which is unacceptable in several domains such
as wearable embedded systems. Further, the small size of
these systems also limits the amount of heat-dissipation
that can be managed. Smaller power consumption
enables use of smaller power supplies and reduced heat-
dissipation overhead, which also reduces the cost, weight
and area of embedded systems. Thus power management
can lead to easier system design.
2.2.2 Ensuring Longevity
A 15 degree Celsius rise in temperature increases the
device failure rates by up to a factor of two [8]. Thus,
power dissipation has deleterious effect on reliability of
embedded systems and this phenomenon may be crucial
for medical devices and mission-critical systems.
2.2.3 Addressing Inefficiency Arising due to Over-
provisioning of Resources
In embedded systems, idle intervals arise for several
reasons, such as pessimistic estimate of worst-case
execution time and inherent slack due to relaxed
deadline etc. Despite this, the designers need to
provision resources to meet the worst-case performance
requirement which leads to energy wastage. Thus,
dynamic energy saving techniques can use runtime
adaption to trade performance for saving energy. Also,
since the embedded systems are typically used for well-
defined applications, static techniques can be easily used
for per-application tuning of resources.
2.2.4 Meeting Performance Requirements
In recent years, embedded processors are used to
execute resource-intensive applications (e.g. multimedia
processing [9–11]) that were originally designed for
general-purpose processors. To meet these performance
demands, modern embedded processors use many
complex features such as multi-cores, multi-level caches
etc. [12–16]. These trends have influenced the design
of embedded systems to be optimized for higher
performance, instead of lower power consumption.
2.2.5 Power Challenges Posed by CMOS Scaling
The advancements in CMOS technology have greatly
increased the on-chip transistor densities and speeds.
These trends have led to a technology-imposed
utilization wall which limits the fraction of the chip
that can be simultaneously used at full speed within the
power budget. Thus, today the processor performance
is primarily constrained by energy efficiency and it has
been estimated that, if left addressed, power challenges
may end future performance scaling [17, 18]. Conversely,
techniques for improving energy efficiency can enable
the designers to scale performance by executing parallel
computations without violating the power budget.
2.2.6 Trends in Usage Pattern
In recent years, mobile computing devices have become
the key platform for the mobile convergence applications,
e.g. web browsing, imaging, and video streaming. Due
to these features, embedded systems have become
ubiquitous. Thus, while an individual portable system
consumes much less power than a server in the data
center, the large user-base of embedded systems makes
their total power consumption very high.
2.2.7 Enabling Green Computing
It has been estimated that the ICT (Information
and communications technology) contributes nearly
3% in the overall carbon footprint [19]. Thus, power
management in embedded systems is also important for
achieving the goals of green computing.
3 Overview
Based on their main energy saving approach, we classify
the techniques into following categories.
1. DVFS (dynamic voltage and frequency scaling)
and power-aware scheduling based techniques [20–
74].
2. Using low power modes, called power mode
management (PMM) [25, 27, 32, 37, 56, 73, 75–
81]. Note that this is also sometimes referred to as
‘dynamic power management’. We however use a
more specific term ‘power mode management’ to
avoid any confusion.
3. Microarchitectural techniques for saving energy in
specific components e.g. main memory ([82–84]),
cache [6, 16, 35, 85–103], scratchpad memory [104],
TLB [105] or making other changes to memory
hierarchy e.g. adding extra components [106, 107].
4. Using unconventional-cores such as DSP or GPUs
of FPGAs [108–117].
4 Power Management Techniques
We now discuss some power management techniques in
detail. As evident from the classification in previous
section, several techniques can be classified in more than
one category (e.g. DVFS and PMM). For sake of brevity,
we discuss them in one category only.
4.1 DVFS and Power-Aware Scheduling based
Techniques
For sake of convenience, we discuss power-aware
scheduling techniques along with DVFS since these
techniques often make scheduling decisions with a view
to use DVFS for saving energy.
DVFS is a technique for altering the voltage and/or
frequency of a computing system based on performance
and power requirements. For CMOS circuits, dynamic
power is related with voltage and frequency as P ∝
FV 2 and hence, by reducing the frequency, the voltage
at which the circuit needs to be operated for stable
operation can also be lowered, which leads to energy
saving. Several commercial microprocessors support
DVFS technology for saving power, e.g. AMD PowerNow
and and Intel’s SpeedStep. The limitation of DVFS
is that it harms the performance and hence, it may
increase execution time or lead to missed deadlines.
Also, DVFS requires programmable clock generator and
DC-DC converter which incur energy overhead. Further,
voltage transitions may require time on the order of tens
of microseconds ([30]). Finally, due to increase in leakage
energy and trend of using multi-core processor instead of
increasing clock frequency, the returns from DVFS are
diminishing.
Hua et al. [44] study the opportunity available for
saving energy in embedded systems using DVFS. Since
supporting a large number of voltage levels causes
overhead (e.g. area and power overhead of voltage
regulators, overhead of transitions), their work explores
the optimal number of voltage levels and their values to
implement on the multiple-voltage system for achieving
energy efficiency. They have shown that systems which
provides 3 or 4 voltages are nearly as energy efficient as
the ideal system that can vary the voltage arbitrarily.
Kianzad et al. [54] use genetic algorithm to integrate
task scheduling and voltage scaling under a single
iterative optimization loop. Their technique searches
the solution space to find an assignment and ordering
of tasks on each processing element and generates
a schedule such that deadline constraints are met
and the power consumption is minimized. Further,
their technique distributes the slack proportionately
to different tasks and uses DVFS to save energy.
They propose techniques for saving energy in both
homogeneous and heterogeneous multiprocessor
embedded systems.
In several multimedia applications, missing some task
deadlines can be acceptable since it remains unnoticed
to human visual and auditory system. Hua et al.
[45] utilize this fact, along with the information on
statistical task execution time to propose techniques to
save energy in embedded systems by dynamic voltage
scaling. They have proposed two algorithms. The first
algorithm ensures achieving highest completion ratio
with lowest possible energy consumption. The second
algorithm deliberately drops some tasks to create slack
for saving additional energy, such that application-
specific quality-of-service constraint is fulfilled. Thus,
their algorithms provide opportunity to exercise trade-
off between achieving high energy saving and achieving
high task completion ratio (i.e. low deadline miss ratio).
Choi et al. [46] propose a DVFS technique which
enables achieving a precise energy-performance trade-
off. Their technique makes use of runtime information
about the external memory access statistics and chooses
the optimal CPU clock frequency and the corresponding
minimum voltage level based on the ratio of the on-
chip computation time to the off-chip access time. Their
technique lowers the CPU frequency in the memory-
bound region of a program to keep the performance
degradation to a low value.
Gheorghita et al. [47] propose a technique for saving
energy in embedded systems by utilizing the knowledge
of operation modes. As an example, a portable MP3
player may have different application scenarios e.g.
actual use for listening, connection with computer
etc. Further, the player provides two operation modes
viz. mono or stereo. Since mono mode requires less
computation power, battery power can be saved by using
smaller voltage at the time of low resource usage. This
observation can also be used to guide design-time choices
to provide specific operation modes for specific use-
case scenarios. They also show the application of their
technique for both hard and soft real-time systems.
Saewong et al. [58] propose four DVFS techniques
for saving energy in embedded systems. Their first
technique selects a single frequency which is used for
the entire execution, such that the task-deadline is met
and energy is minimized. This technique is suitable
for systems where the overhead of DVFS is very high.
The third technique finds suitable frequency like the
first technique with the difference that it takes decision
in the order of priority of tasks. Hence, if meeting
the deadline of a higher priority task requires running
other tasks at larger frequency than what is minimally
required for meeting their deadlines, extra slack is
created which can be used to save extra energy in
low-priority tasks by further reducing their frequency.
Another technique uses non-linear optimization to find
the optimal frequency for every task. This technique,
however, has large complexity and hence is unsuitable for
on-line use. The fourth technique additionally monitors
the actual execution time of tasks and further minimizes
the energy consumption of tasks whose execution times
are less than the pre-reserved worst-case execution times.
Quan et al. [59] propose two DVFS algorithms for
saving energy in real-time embedded systems. The first
algorithm finds the minimum constant speed that can
be applied throughout the execution of the whole tasks
set, such that the processor is shut down when idle. The
second algorithm produces both the constant speed and
schedule of variable voltage for minimizing energy. The
second algorithm always saves more energy that the first
algorithm.
Zhu et al. [60] propose a technique for saving energy
in multiprocessor systems. Their technique allows the
processors to share the reclaimed slack which arises from
a shorter execution time in one of the processors. Using
this extra slack, the speed of future tasks can be reduced
which results in energy savings. They show that sharing
the slack also helps in ensuring that all the deadlines are
met. They show the effectiveness of their technique for
both tasks with dependence (i.e. precedence constraints)
and without dependence.
Xian et al. [61] present a technique for scheduling in
multiprocessor systems to save energy. For scheduling
periodic real-time tasks, their technique uses earliest
deadline first scheduling to ensure meeting the deadlines
of all tasks while minimizing energy consumption. Since
this problem is NP-hard, they present a polynomial time
heuristic method. For this, the problem is solved as a
load-balancing problem assuming that unbounded and
continuous range of frequencies are available. In the
second step, this solution is modified to account for the
maximum available frequency and the bounded discrete
frequencies.
Kan et al. [41] propose a DVFS technique for saving
energy in soft real-time embedded systems. They find
the optimal frequency for a task assuming availability
of continuous range of frequencies. Afterwards, from
the actually available frequencies, the closest frequencies
which are smaller and larger than the optimal frequency
are chosen and fraction of time each of them should be
used to meet the deadline is decided. They also suggest
that difference in average-case and worst-case execution
time gives rise to multiple deadlines and hence, if the
first deadline is missed, the algorithm can try to meet the
next deadline while conserving extra amount of energy.
Yang et al. [71] propose technique for mapping
concurrent tasks onto a heterogeneous multiprocessor
platform in an energy efficient manner. On different
processors, the execution time and energy consumption
of the tasks are different and hence, their technique
finds different task-ordering and processor-assignment
possibilities , and generate a Pareto-optimal set, where
every point is better than any other one in at least one
way (i.e., either energy efficiency or execution speed).
This information is used at runtime to save energy using
dynamic voltage scaling and to find a global energy
efficient solution.
Kim et al. [30] discuss per-core DVFS technique
for saving energy in embedded systems. Scaling CPU
frequency slows down the CPU-bound operations but
has little effect on memory-bound operations and based
on this fact, the voltage and frequency are reduced
during memory-bound intervals of an application. Their
algorithm finds suitable voltage/frequency setting in an
offline manner. Use of on-chip regulators enables fine-
grained voltage transitions using which the memory-
bound intervals can be more effectively exploited. They
also show that per-core DVFS scheme can better exploit
the scaling opportunities in the individual threads and
thus provides significant improvement over system-wide
DVFS scheme. Further, they study the effect of voltage
transition time, overhead and regulator losses on the
benefit obtained from DVFS.
4.2 Using Power Modes
In embedded systems, the hardware typically provides
a range of operating modes which can be used to save
energy. Different modes consume different amount of
power and take different time to return back to the
normal mode. In general, the modes with lower energy
consumption also take the largest time to return to the
normal mode and vice versa. For saving energy while
keeping the performance loss bounded, these modes
should be judiciously used. Also, while a low-power
mode can be used when the system is idle, the system
must return to the normal mode for actually servicing a
request or performing the task.
Li et al. [78] propose a method for selecting the power
modes for the optimal power management of embedded
systems under timing and power constraints. Their
method determines the schedule of mode transitions such
that the whole system can meet all power and timing
constraints.
Hoeller et al. [79] propose an interface for power
management of hardware and software components.
They method allows applications to express when certain
components are not being used and based on this
information, individual components, subsystems or the
whole system can be transitioned to low-power modes.
This frees the programmer from the task of individually
managing the power consumption of each component.
Huang et al. [76] propose an energy saving technique
which works by adaptively controlling the power mode of
the embedded system according to historical arrivals of
tasks. Their technique takes decision regarding when to
transition the system to low-power from normal-power
mode or vice versa, based on the relative time overhead
and energy advantage from mode transition and the
consideration of meeting the deadlines of the tasks.
Bhatti et al. [26] present an online framework to
integrate DVFS with power-mode management (PMM)
scheme to save energy in embedded systems. Their
scheme utilizes conventional DVFS and PMM schemes
and uses machine-learning approach to adapt at runtime
to the best-performing policy for any given workload.
To save energy, DVFS policy makes use of dynamic
slack while PMM makes use of idle time intervals. They
have shown that their technique achieves energy savings
comparable to the best-performing policy at any time.
Also, their framework allows use of existing as well as
new DVFS and PMM schemes.
Niu et al. [6] propose a technique to save both leakage
and dynamic energy in embedded systems by integrating
DVFS and PPM. In the case when processor is active,
their technique chooses a processor speed such that the
dynamic and leakage power consumption are balanced.
Further, in the case when the processor is idle, the
coming tasks are delayed as much as possible, such that
their deadlines are not missed and scattered, short inter-
task idle intervals are merged in a few large idle intervals.
Large idle intervals lead to reduced mode transition
overhead, since the processor can stay in either idle or
active state continuously for longer time.
Kim et al. [55] study the trade-off between voltage
scaling and dynamic power-mode management. Under
the assumption that voltage scaling does not reduce
energy consumption in peripheral devices, voltage
scaling increases the execution time and thus the leakage
energy consumption of peripheral devices is increased
and opportunity to transition them to low-power mode
is reduced. Towards this, they propose a technique which
exploits task-slack by partitioning the task execution
into several intervals and shuts down the unneeded
peripheral device on a per-interval basis.
Shin et al. [32] propose a technique for saving energy
by integrating DVFS and PMM. They note that in real-
time embedded systems, idle intervals can arise due to
either inherent slacks, need to maintain priorities or
early completion of tasks than their worst case estimates.
To exploit inherent slack for saving energy, they use
an offline DVFS approach. Further, they use an online
approach which evaluates both DVFS and PMM to find
the best way to exploit the remaining two kinds of idle
intervals for saving energy.
Cheng et al. [80] propose an online technique for
performing energy-aware I/O scheduling for hard real-
time systems. Their technique utilizes device slack
to perform power mode transitions to save energy,
while maintaining temporal correctness. Their technique
performs inter-task scheduling and not intra-task
scheduling, since it may lead to missed deadlines which
may have severe consequences in hard real-time systems.
The decision to transition are taken based on break-even
time calculation, which shows the minimum time the
device needs to be idle for the mode transition to provide
positive energy savings.
Awan et al. [81] propose an approach for saving
energy in embedded systems using multiple low-power
modes. Their technique computes the break-even time
for each mode using offline analysis. Further, since
early completion of high-priority task creates slack, their
technique accumulates this task and uses it to save extra
leakage energy in lower priority tasks by allowing the
device to stay in low-power mode for longer time.
4.3 Saving Energy in Specific Components
Several researchers propose microarchitectural
techniques for saving energy in specific components
of embedded systems. These techniques leverage
application properties or variation in workload to
dynamically reconfigure the component of the system to
save energy.
Yang et al. [82] discuss a technique for saving main
memory energy in embedded systems. Their technique
uses software-based RAM compression to increase the
effective size of the memory. The memory compression
is used only for those applications which may gain
benefit in performance or energy from the compression.
For such applications, compression of memory data and
swapped-out pages is performed in an online manner,
thus dynamically adjusting the size of the compressed
RAM area.
Trajkovic et al. [83] propose a buffering based
technique for saving energy in low-power embedded
systems. Their technique is based on the observation that
since the DRAMs allow the row to be left ‘on’ after a
memory access; if in a synchronous DRAM (SDRAM),
two memory access (i.e. read/write) operation are done
in a same activate-precharge cycle, then the overhead
of activation and precharging can be avoided. Using
this observation, their technique prefetches additional
cache blocks on read accesses and combines multiple
blocks (which are to be written to the same DRAM
row) in write accesses. Their technique uses small storage
structures to store the extra prefetched lines and to
buffer the writes to the same DRAM row. By adapting
the above mentioned write-combining and prefetching
schemes for each application, their technique reduces the
memory power consumption.
Reddy et al. [89] present an approach for saving
cache energy in multitasking embedded systems. Their
algorithm selects best cache partitioning for different
running applications in offline manner and uses
this information to allocate cache at runtime. Their
algorithm also reduces inter-task interference in a
preemptive multitasking environment.
Tsai et al. [106] propose a technique for saving energy
in embedded processors by using a memory structure
called “Trace Reuse cache” (TRC). The TRC is used
at the same level of memory hierarchy as conventional
instruction cache. TRC reuses the retired instructions
from the pipeline back-end of a processor and efficiently
delivers the instructions in the form of traces. Thus, TRC
enables the processor to achieve a higher instruction rate,
which leads to improvement in both performance and
energy efficiency.
Hajimiri et al.[92] integrate cache reconfiguration
and code compression to improve both performance
and energy efficiency of embedded systems. For a
single-level cache hierarchy, their technique performs
exhaustive exploration of the cache design space
by varying different parameters such as line size,
associativity and total size; and simulating each one of
the resultant configuration. Based on the results, the
configuration with minimum energy can be selected. The
code compression scheme integrates synergistically with
cache reconfiguration, since code compression improves
performance by reducing memory traffic and bandwidth
usage and thus it partially offsets the performance loss
resulting from cache reconfiguration.
It is well-known that there exists a large intra- and
inter-program variation in cache requirement of different
applications. Using this, the cache can be dynamically
reconfigured for each program or program phase and the
unused cache is turned off to save energy. Based on this
idea, Albonesi [103] proposes selective-ways approach
where some of the ways of the cache are turned off to
save energy, such that performance degradation remains
bounded.
Zhang et al. [99] propose a highly-configurable cache
architecture for facilitating dynamic reconfiguration
to save energy in embedded systems. Their cache
architecture contains four separate banks that can
operate as four separate ways. By concatenating these
ways, the associativity of the cache can be changed to
either 1, 2 or 4. Also, if desired, some ways can be shut
down. Further, by configuring the fetch unit to fetch
different size of cache lines, the line size (block size) of
cache can also be altered.
Several researchers use this architecture to save
cache energy. For single-core systems, Wang et al. [86]
profile several possible configurations of L1 data cache,
L1 instruction cache and unified L2 cache in offline
manner. At runtime, different possible combinations of
two-level cache hierarchy are explored to find the most
energy efficient configuration. For multi-core systems
with private L1 caches (data and instruction) and
shared L2 cache, Wang et al. [16] propose using static
profiling for exploring different possible combinations
and dynamically reconfiguring L1 cache and partitioning
L2 cache for saving energy. Similarly, Rawlins et al.
[118] discuss their technique for saving cache energy in
heterogeneous dual-core systems by tuning the size of L1
cache, while addressing the issues presented by multicore
operation such as core-interactions, data coherence etc.
Kin et al. [102] propose a technique for saving energy
in embedded systems by filtering access to cache. Their
technique places a small filter cache in front of the
conventional L1 cache. Based on temporal locality of
data access, most of the accesses are served from the
data present in the filter cache and hence the number of
L1 accesses is reduced which saves dynamic energy. The
trade-off involved in their technique is that for achieving
a reasonably high hit-rate in the filter cache, large filter
cache is required which, in turn, increases its access time
and energy consumption.
Some researchers have used scratchpad memory for
saving energy in embedded systems. Scratchpad memory
refers to on-chip SRAM that is mapped into an address
space disjoint from the off-chip memory but connected
to the same address and data buses. Compared to off-
chip memory, both cache and scratchpad allow much
faster access. The main difference between the cache
and scratchpad is that the cache access may lead to
either hit or miss, while the scratchpad guarantees a
single-cycle access time. Steinke et al. [104] propose
a technique for saving energy in embedded systems
by utilizing scratchpad memory. At compile time their
technique inserts copy functions into the application
to copy a set of basic blocks which are frequently
executed. Afterwards, at certain predetermined points
in the execution of the program, their technique copies
part of the program in the scratchpad and then executes
the program from the scratchpad itself. This reduces the
access to cache and thus leads to saving of energy. The
tradeoff in their approach is that copying instructions
into scratchpad consumes more time and energy than a
hardware-controlled cache fill.
Benini et al. [107] discuss the design of application-
specific memory to save energy in embedded systems.
Their technique works by mapping most frequently
accessed locations onto a small memory that can be
placed on-chip. Since such a memory is very close to the
processor, access to it causes much smaller overhead than
accessing large background memory. Their technique
does not use cache as the local memory, since caches
incur the overhead of tag comparison. Instead they use
a local memory and create application-specific decoding
logic which is automatically synthesized at design time
based on profiling the embedded application on the
processor. Compared to scratchpad, their local memory
and decoding logic ensure that most frequently accessed
data are stored in a small number of contiguous memory
addresses.
Bournoutian et al. [91] present a technique for saving
energy in embedded systems by reducing L1 cache
misses. Their technique employs a small list to hold
the set-number from which this line was evicted. On
any cache eviction, this list is searched and if an entry
with same set number is found, it indicates that the
set is in probable state of thrashing. For such sets, a
flag is turned on. When a cache miss is observed in sets
with the flag turned on, a complementary set is also
searched and if the data is found there, the cache access
leads to hit. Thus, their technique effectively doubles the
associativity of heavily used sets. This reduces the L1
cache misses which in turn reduces the overall execution
time and power consumption by avoiding secondary
memory accesses.
Mohapatra et al. [35] present a power management
technique which integrates microarchitectural level, OS
level and middleware level schemes for saving energy
in mobile handheld devices. At microarchitectural level,
they use static profiling to explore various cache
configurations to find the energy-optimal configuration.
At OS level, they use DVFS to save energy by exploiting
the slack. At middleware level, they use network traffic
regulation and admission control policies to save energy
in network interface. They also study the interaction of
these schemes to further optimize them for saving energy.
4.4 Using Unconventional Cores
As discussed before, the performance of modern
computing systems is primarily shaped by power
concerns. In such a regime, “unconventional” cores (or
platforms) such as GPUs, FPGAs, ASICs and DSPs
etc. [119, 120] hold a great promise for improving
application performance and energy efficiency. For this
reason, several researchers have used unconventional
cores for power management of embedded systems.
Mu et al. [110] compare the energy efficiency of
GPUs with that of DSPs for high performance embedded
computing (HPEC) benchmark suite which includes a
broad range of signal processing applications. They have
observed that although GPU provides at least an order of
magnitude better performance than the DSP, its energy
efficiency (measured in performance per watt) is inferior
to that of the DSP.
Mencer et al. [112] compare the energy efficiency of
FPGAs with that of DSPs for IDEA (International Data
Encryption Algorithm). They have observed that the
FPGA provides an order of magnitude better energy
efficiency than the DSPs.
Timm et al. [108] compare the performance and
energy efficiency of CPU with that of GPUs for several
applications, such as matrix multiplication and FFT
etc. That have observed that GPU offers significant
performance advantage over CPU and hence, despite
consuming larger peak power, it outperforms CPU in
energy efficiency. They also note that the advantage
of GPU reduces for applications which do not provide
substantial parallelism.
Ou et al. [121] propose a technique for energy-efficient
mapping of embedded signal-processing applications on
FPGA. They use dynamic-programming based approach
for mapping beamforming applications which are used
in air-borne or sea-borne vehicles. They have shown that
compared to a greedy algorithm, their technique provides
much larger energy savings.
Wang et al. [109] compare the performance and
energy benefits of utilizing the integrated GPU and DSP
cores to offload or share the compute-intensive tasks
of CPU. They test three mobile computing systems
viz. TI’s OMAP3530, Qualcomn’s Snapdragon S2, and
Nvidia’s Tegra 2. All these systems integrate both CPU
and GPU. Further, TI’s OMAP also integrates DSP
and exposes it for programming by the user. They test
three applications viz. FFT, matrix multiplication and
2D stencil. They have observed that by effectively using
GPU and DSP along with CPU, significant improvement
in performance and energy efficiency can be achieved.
Stitt et al. [113] propose an approach for moving
critical software loops to reconfigurable hardware for
saving energy. Typical benchmark programs spend a
large fraction (e.g. 80%) of their time in a small portion
of code. Thus, by Amdahl’s law, to improve overall
performance, this portion can be implemented on a
application-specific or reconfigurable hardware which
provides much better performance than the software.
They demonstrate their approach by using ASIC and
FPGA and observe large energy savings over a software-
only implementation.
Llamocca et al. [115] compare the performance and
energy efficiency of GPU and FPGA for 2D FIR (finite-
impulse response) filter. This program finds application
in video processing. They have observed that although
FPGA provides lower performance than the GPU, it
outperforms GPU on the metric of energy efficiency. The
high performance of GPU is due to higher frequency and
its ability to exploit massive parallelization present in
the algorithm.
Fowers et al. [116] evaluate sliding window program
on multi-core CPU, FPGA and GPU. This program
has applications in digital signal processing. They
have observed that FPGA provides an order of
magnitude better performance while using an order of
magnitude less energy compared to both CPU and GPU.
These results demonstrate the utility of FPGAs for
implementation of embedded system performing high-
definition video processing.
5 Concluding Remarks
The next generation mobile computing systems will
possess capabilities for high-speed video processing
and communication which will require at least an
order of magnitude better energy efficiency than
what is available in state-of-the-art systems. This
clearly highlights the need of power management in
embedded systems. To cope with these challenges, power
management is necessary at all levels, viz. chip-design
level, microarchitectural level, application level and
system level.
In this paper, we reviewed several power management
techniques for embedded systems and classified them
based on their key research idea. It is hoped that
by providing insights into the working of power
management techniques, this paper would help the
researchers in addressing the challenges of power
consumption and architecting highly-energy efficient
embedded systems of tomorrow.
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